25 March 1999 (25,03,99)

21) International Application Numbers

PC77US98/19562

AI

22) International Filing Date: 18 September 1998 (18.09.98)

10) Priority Datas 60/059,531

19 September 1997 (19.09.97) US

- T) Applicants (for all designated States except US): FWITSU NEIWORK COMMUNICATIONS, INC. [US/US]: 2801 Telecom Parkway, Richardson, TX 75082 (US). FUITISU LIMITED [PPIP]; 1-1, Kamikodanaka 4-chome, Nakahara-ka, Kawasaki-shi, Kanagawa-ken 211-88 (PP).
- Inventors; and
- 5) Inventors/Applicants (for US only): CALDARA, Stephen, A. [US/US]: 75 Bigelow Drive, Sudbury, MA 01776-3217 (US), SLUYSKI, Michael, A. [US/US]; 7 Bent Avenue, Maynard, MA 01754 (US)
-) Agents: LEBOVICI, Victor, B. et al.; Weingarten, Schurgin, Gagnebia & Hayes LLP, Ten Post Office Square; Boston, MÃ 02109 (US).


(81) Designated Statest AL, AM, AT, AU, AZ, BA, BB, BG, BR BY, CA, CH, CN, CU, CZ, DR, DX, ER, E3, FI, GB, GE, GH, GM, HR, HU, ID, IL, IS, JP, KR, KG, KP, KR, KZ LC, LK, LR, LS, LT, LU, LY, MD, MG, MK, MN, MW, MOC, NO, NZ, PL, PT, RO, RU, SD, SR, SQ, SI, SK, SL TI, TM, TR, TT, UA, UG, US, UZ, VM, YU, ZW, ARPO polest (GH, GM, KR, LS, MW, SD, SZ, UG, ZW), Paratisa polest (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), Parapean patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IR, IT, LU, MC, NL, PT, SE), OAPI patrat (BP, BJ, CP, CG, CJ, CM, GA, GN, GW, ME, MR, NE, SN, TD, TG).

Published

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments

Tibe: CONSTANT PHASE CROSSBAR SWITCH



Ubstract

A constant phase crossber switch system (50) which avoids phase discontinuities at the couputs of the crossber switch. The crossber system includes input logic (56a—56n), a crossbar switch (58), couput logic (60a—60n) and a phase locked loop (68). The phase loop is used to generate a high speed internal clock from a system clock. High speed social data streams transmitted at the internal frequency are neceived from corresponding transmitters and are coupled to the input logic. The input logic generates analogic versions beginners are received from transcriptorating manufactured and the other versions delayed by some fraction of a bit time. State machines physed to select the renion of the serial data stream which results in the data stream data window being generally centered with to the high speed internal clock. The selected version of the data stream is employed as the active input to the crossbar switch. The d version of each of the data stream is clocked into an output register which is clocked by the internal clock. The selection of the belayed version of the serial data stream in the described manner avoids phase discontinuities upon switching of sourcing transmitters.